26 Jun 2018
Dual-core dsPIC digital signal controller enables separate code design
Microchip Technology has announced a new Digital Signal Controller (DSC) with two dsPIC DSC cores in a single chip for high-end embedded control applications.
The dsPIC33CH has one core that is designed to function as a master while the other is designed as a slave. The slave core is useful for executing dedicated, time-critical control code while the master core is busy running the user interface, system monitoring and communications functions, customised for the end application. The dsPIC33CH is designed specifically to facilitate independent code development for each core by separate design teams and allows seamless integration when they are brought together in one chip.
The dsPIC33CH family is optimised for high-performance digital power, motor control and other applications requiring sophisticated algorithms. This includes applications such as wireless power, server power supplies, drones and automotive sensors. For example, in a digital power supply, the slave core manages the math-intensive algorithms, while the master core independently manages the PMBus protocol stack and provides system monitoring functions, increasing overall system performance and responsiveness. Distributing the overall workload across two DSC cores in a single device enables higher power density through higher switching frequencies, leading to smaller components. The dsPIC33CH family was designed for live updating of the system, which is especially important for power supplies where firmware updates must be made with zero downtime.
In an automotive fan or pump, the slave core is dedicated to managing time-critical speed and torque control while the master manages the Controller Area Network Flexible Data rate (CAN-FD) communications, system monitoring and diagnostics. The two cores work seamlessly together, enabling advanced algorithms to improve efficiency and responsiveness. In addition, each of the new cores in dsPIC33CH devices has been designed to provide more performance than current dsPIC DSC cores through: 1) more context-selected registers to improve interrupt responsiveness; 2) new instructions to accelerate Digital Signal Processor (DSP) performance; and 3) faster instruction execution.
The dsPIC33CH family delivers unprecedented integration in a small 5 x 5 mm package and includes features such as CAN-FD communications. To reduce system costs and board size, advanced peripherals are available to each core including high-speed ADCs, DACs with waveform generation, analogue comparators, analogue programmable gain amplifiers and high-resolution Pulse Width Modulation (PWM) hardware. Having two cores, with dedicated peripherals, allows the cores to be programmed to monitor each other for functional safety reasons, facilitating robust system design.
The dsPIC33CH is supported by Microchip’s MPLAB development ecosystem including Microchip’s free, downloadable and MPLAB X Integrated Development Environment (IDE) and MPLAB Code Configurator. It is available in eight package variants, from the 28-pin dsPIC33CH64MP202, to variants with 80 pins and variants as small as 5 x 5 mm. Memory sizes range from 64 to 128 KB of Flash.
Most popular news in Processing & embeddedMicron & BMW Group collaborate to advance automotive memory technologies
Adaptable and omnichannel Xperience in a Box
Digi-Key IoT Studio delivers “radical simplicity”
High-Performance FPGAs with GDDR6 support
Largest data storage machine protects more than 2EB of digital assets
Share this page
Want more like this? Register for our newsletter