06 Mar 2014
Cadence Allegro TimingVision speeds timing closure
Cadence Design Systems has introduced Allegro TimingVision environment, which promises to speed up timing closure by up to 67%.
Available within Cadence Allegro PCB Designer, TimingVision environment makes it possible for PCB designers to save significant time in ensuring that signals in an interface meet timing requirements.
This is an increasingly important capability as data rates increase and supply voltages decrease in today’s advanced protocols, including DDR3/DDR4, PCI Express, and SATA.
TimingVision environment uses an embedded timing engine to analyze the entire interface structure and develop timing goals to help designers visualize real-time delay and phase information directly on a canvas. This greatly reduces manual editing, overall implementation time and designer effort.
When combined with the Cadence Sigrity power-aware SI analysis tool, TimingVision environment enables rapid implementation and tuning in compliance with standard interfaces, diminishing trials and errors in fixing timing issues.
The new product is said to be ideal for any PCBs that include advanced high-speed interfaces and is especially suited to PC, tablet, smartphone and cloud data center infrastructure applications.
Key features include:
TimingVision environment, which provides dynamic feedback on the active and related signals during edits on the design canvas
Auto-interactive Phase Tuning (AiPT), to compensate both static and dynamic phase constraints on a selected set of differential pairs
Auto-interactive Delay Tuning (AiDT), to compensate for propagation delay, relative propagation delay and total etch length constraints specified in the physical design on a selected set of signals such as a byte lane.
“Using this new Allegro technology ended our frustrations over all of the time we were spending on routing and tuning. All of the hours we're saving as a team can be directed toward new project requests for the business,” said Sky Huang, deputy director of computer-aided engineering at Pegatron.
Most popular news in Circuit DesignMarvell opens CISPR25 automotive EMC laboratory
RS and Allied ship 512MB Raspberry Pi boards
LabVIEW 2015 provides faster coding & operation
Affordable PCB design tools introduced
Researchers edge closer to large quantum computer
Share this page
Want more like this? Register for our newsletter