22 Jan 2018

Speedcore validation chip passes rigorous testing suite

Achronix Semiconductor, a specialist in FPGA-based hardware accelerator devices and embedded FPGA (eFPGA) intellectual property (IP), has announced that it completed full silicon verification of its Speedcore eFPGA production validation chip built on TSMC 16nm FinFET+ process technology.

Rigorous bench and ATE tests were completed across full operating conditions to verify the complete functionality of the Speedcore test chip.

Speedcore is a fully permutable architecture technology that can be built with densities ranging from less than 10,000 look-up-tables (LUTs) up to two-million LUTs plus large amounts of embedded memory and DSP blocks. Designed specifically to be embedded in SoCs and ASICs, Speedcore eFPGA IP represents the next generation of programmable logic. It enables SoC developers to design programmability into their devices to be a platform for their reprogrammable hardware accelerators, to address changing standards, or to future-proof their products. When compared to standalone FPGAs, Speedcore eFPGAs deliver smaller die area, higher performance, lower power and lower overall system costs.

The Speedcore silicon validation device was verified using the Speeedcore16t Validation board, a platform available to potential customers to fully evaluate Speedcore eFPGA capabilities. Users have access to a number of application-specific reference designs that operate at 500MHz and can be run through the companion ACE design tool suite to evaluate Speedcore capabilities as well as proof-of-concept exploration.

“The demand for Speedcore eFPGA technology has been growing exponentially since Achronix announced its availability a little over a year ago,” says Steve Mensor, vice president of marketing at Achronix. “Many companies interested in Speedcore eFPGA requested a platform to test their hardware acceleration algorithms as one of their sign- off criteria. The Speedcore16t Validation platform is an excellent tool that gives companies the ability to run their complex designs at 500MHz in hardware before finalizing their Speedcore requirements for their SoC.”

This announcement follows a year where Achronix revenue grew more than 700% year over year and exceeded $100 million, driven by sales of its Speedster22i FPGA family and licensing for its Speedcore eFPGA IP. Moreover, Achronix increased its headcount by 30% in 2017 and will continue to add personnel in 2018 to support demand for its Speedcore and Speedchip customized eFPGA products.

Most popular news in Processing & embedded

"ADL120S" SBC with 7th generation Intel processor unveiled
Low cost target boards jump start embedded designs
Red Hat OpenShift Container Platform becoming Kubernetes platform of choice
VadaTech announces the UltraScale+ Module with high speed I/O
New additions to TI’s C2000 Piccolo microcontroller portfolio

All news in this channel | All news


Share this page


Want more like this? Register for our newsletter






Display Readability –resolution and viewing angle Mike Logan | AndersDX
Display Readability: resolution and viewing angle
Mike Logan, Display and Input Technology Manager at andersDX, specialists in the design, development and supply of embedded and LCD/OLED display solutions. He continues his blog series on display selection.









Radio-Electronics.com is operated and owned by Adrio Communications Ltd and edited by Ian Poole. All information is © Adrio Communications Ltd and may not be copied except for individual personal use. This includes copying material in whatever form into website pages. While every effort is made to ensure the accuracy of the information on Radio-Electronics.com, no liability is accepted for any consequences of using it. This site uses cookies. By using this site, these terms including the use of cookies are accepted. More explanation can be found in our Privacy Policy