01 Mar 2018
5G polar code for Speedcore eFPGAs accelerates time to market
Achronix Semiconductor, a specialist in field programmable gate array (FPGA)-based hardware accelerator devices and embedded FPGA (eFPGA), has announced its collaboration with AccelerComm, a semiconductor intellectual property (IP) company focusing on next-generation wireless communications acceleration.
AccelerComm’s patent-pending Polar Code IP has been ported to support the Achronix portfolio of FPGA products, enabling rapid time to market and customization for 5G Enhanced Mobile Broadband (eMBB) utilizing New Radio. AccelerComm IP has been integrated with ACE design tools to target Achronix Speedcore eFPGA.
Polar forward error correction (FEC) codes are utilized in the control channel of high-performance 5G systems. The AccelerComm polar code solution is built around a unique memory architecture that delivers the right information to the right processing elements at the right time, improving hardware efficiency, power efficiency and latency. The availability of this IP for the Achronix Speedcore eFPGA fabric enables a lower power and higher throughput solution than alternative, software-based approaches. Instantiating the polar code IP within an eFPGA-equipped application specific integrated circuit (ASIC) or system on chip (SoC) enables an integrated solution with minimal communication latency and low-power consumption.
“We are pleased to be working with AccelerComm as part of the Achronix Partner Program,” says Mike Fitton, Achronix senior director, product planning and business development. “The ability to instantiate AccelerComm’s industry-leading Polar Code IP in our eFPGA allows Speedcore-enabled ASIC and SoCs to be updated to support new standards. We see that the ability to flexibly reprogram a hardware accelerator for new requirements and emerging standards is going to be fundamental for cost-effective 5G deployments.”
Achronix and AccelerComm will continue to develop solutions for future 5G releases. “The 5G standards need innovative development, particularly with new features required for ultra-reliable, low-latency communication and massive machine-type communication,” remarks Tom Cronk, chairman and acting chief executive officer at AccelerComm. “These new elements of the 5G Release 16 specification require innovation for emerging waveforms and new coding. AccelerComm excellence in IP engineering combined with the flexible hardware acceleration portfolio from Achronix provides a powerful way to future-proof customers’ communications infrastructure deployments.”
Most popular news in Processing & embeddedMicrosemi enhances Switchtec PCIe switch
Buffer family delivers PCIe Gen 4-compliant solution
Streamline app and game development with GPU debugging
Powerful new capabilities in PVRTune performance analysis tool
400Gbps chipset for short reach optical connectivity
Share this page
Want more like this? Register for our newsletter