14 Jan 2014

Cadence Compiler speeds Renesas IP development

Cadence Design Systems reveals that Renesas Electronics shortened its design and verification time by 70 percent by utilizing Cadence C-to-Silicon Compiler to develop High Efficiency Video Coding (HEVC) intellectual property (IP), targeting consumer 4K video devices.

This enabled the company to quickly offer their customers IP supporting this next-generation video codec.

Renesas established its own coding style and reduced code size by almost half with SystemC to create the HEVC IP at a high level of abstraction.

This enabled verification times that were six times faster than register-transfer level (RTL). This approach also enabled Renesas to use C-to-Silicon Compiler to explore many algorithmic implementations to generate high-performance RTL while minimizing power consumption and chip area.

To eliminate any potential schedule impact from a significant engineering change order (ECO) late in the project, Renesas developed an ECO flow utilizing C-to-Silicon Compiler with Encounter® Conformal® ECO Designer. This allowed them to use high-level synthesis to quickly apply and verify a patch to stay on schedule.

“The challenge with developing this HEVC/H.265-compliant IP was to incorporate our proprietary new algorithm, which enables high quality and high compression efficiently,” said Toyokazu Hori, department manager of Platform Base Technology Development Department, Automotive Information System Business Division at Renesas Electronics Corporation. “Deploying the system-level design approach with C-to-Silicon Compiler for the entire design addressed this challenge and we were able to implement the new algorithm very efficiently, achieving a good time-to-market for our advanced new IP.”

Most popular news in Design principles

Lattice Semiconductor updates key design tool suites
Altium Vault updates offer enhanced design data management
Next-gen development suite reduces project verification time
Genus Synthesis Solution improves RTL design productivity
Cadence certified for TSMC 16nm FinFETs

All news in this channel | All news


Share this page


Want more like this? Register for our newsletter








Guidebooks for electronics engineers
Whitepapers
R&S 4G LTE Whitepaper
Read this authoritative and comprehensive whitepaper on the 4G LTE-Advanced features and capabilities in this whitepaper from Rohde & Schwarz.

More whitepapers

Books for electronics engineers
Training
Modern Digital Communications Techniques for RF and Analogue Engineers
Obtain a thorough grounding in digital wireless techniques that form the basis of much of today's wireless communications.

More training courses

Filter Design for Satellite Communications: Helical Resonator Technology
Filter Design for Satellite Communications: Helical Resonator Technology

Efstratios Doumanis, George Goussetis, Savvas Kosmopoulos
Filters provide an essential function for many forms of RF circuits and in...
Read more . .

USA bookstore UK bookstore









Radio-Electronics.com is operated and owned by Adrio Communications Ltd and edited by Ian Poole. All information is © Adrio Communications Ltd and may not be copied except for individual personal use. This includes copying material in whatever form into website pages. While every effort is made to ensure the accuracy of the information on Radio-Electronics.com, no liability is accepted for any consequences of using it. This site uses cookies. By using this site, these terms including the use of cookies are accepted. More explanation can be found in our Privacy Policy