02 Feb 2016

Digital and signoff reference flow for PowerVR Series7 GPUs

Cadence Design Systems has announced the delivery of a complete digital and signoff reference flow for Imagination Technologies’ PowerVR Series7 graphics processing units (GPUs).

Using the integrated Cadence reference flow, the full synthesis and implementation of 5.5M instances was completed in 2.5 days, which provided more than a 2X turnaround time improvement in comparison with previous Cadence design flows. The new flow also achieved an average area reduction of three percent, while achieving a seven percent area reduction on Imagination’s most complex block.

The simple, single-pass Cadence flow provides designers with guidelines to optimize their PowerVR GPU cores via documentation and scripts that are easy to deploy and support. The flow includes the following Cadence digital and sign-off tools:

  • Innovus™ Implementation System: A next-generation physical implementation tool that incorporates a massively parallel architecture, enabling SoC developers to deliver high-quality designs with highly competitive power, performance and area (PPA)

  • Genus™ Synthesis Solution: An RTL synthesis and physical synthesis engine that mitigates productivity challenges faced by RTL designers, delivering up to 5X faster synthesis turnaround times and up to 20 percent datapath area reduction, while scaling linearly beyond 10M instances

  • Tempus™ Timing Signoff Solution: A complete timing analysis tool that reduces signoff timing closure through massively parallel processing and physically aware timing optimization

  • Conformal Equivalence Checker: The industry’s most widely supported independent formal verification solution enabling the verification and debug of multi-million-gate designs without using test vectors

  • Quantus™ QRC Extraction Solution: A next-generation parasitic extraction tool that is production proven and provides faster runtimes for single- and multi-corner extraction and best-in-class accuracy versus the foundry golden

“"As a leading graphics technology, PowerVR GPUs are found inside some of the world’s most popular products",” said Tony King-Smith, EVP marketing at Imagination. “"Our customers care deeply about the speed and footprint of our highly scalable GPUs in their production chips. We collaborated with Cadence to help them create this reference flow based on Cadence digital and signoff tools that help our licensees bring to production smaller, faster chips in less time".”

"“We see a significant opportunity for our joint customers to achieve improved PPA using the new Cadence digital and signoff reference flow on Imagination’s PowerVR GPUs",” said Dr. Anirudh Devgan, senior vice president and general manager of the Digital and Signoff Group at Cadence. “"By focusing on the complex needs of today’s designers, we successfully created an optimal flow for PowerVR that surpasses the results of previous flows and enables our many customers using PowerVR GPUs to bring reliable, innovative designs to market more rapidly".”

Most popular news in Circuit Design

Zuken’s CR-8000 Now Supported in SamacSys PCB Parts Libraries
CEVA & LG Electronics Partner for Smart 3D Camera
LabVIEW 2016 incorporates new channel wires
Formal verification bootcamp reaches China
LabVIEW 2015 provides faster coding & operation

All news in this channel | All news


Share this page


Want more like this? Register for our newsletter






Display Readability –resolution and viewing angle Mike Logan | AndersDX
Display Readability: resolution and viewing angle
Mike Logan, Display and Input Technology Manager at andersDX, specialists in the design, development and supply of embedded and LCD/OLED display solutions. He continues his blog series on display selection.









Radio-Electronics.com is operated and owned by Adrio Communications Ltd and edited by Ian Poole. All information is © Adrio Communications Ltd and may not be copied except for individual personal use. This includes copying material in whatever form into website pages. While every effort is made to ensure the accuracy of the information on Radio-Electronics.com, no liability is accepted for any consequences of using it. This site uses cookies. By using this site, these terms including the use of cookies are accepted. More explanation can be found in our Privacy Policy